The _____ chipset is responsible for communications between the CPU and high-speed devices.
BIOS
Northbridge
Southbridge
USB controller