The _____ chipset is responsible for communications between the CPU and high-speed devices.
Southbridge
USB controller
Northbridge
BIOS